



奇景盃

IC Layout 競賽

Design Rule

Version 4.0

INTRODUCTION	2
1.1 Reserved Layer Names	2
1.2 Terminology Defintions	3
1.3 Definition of the layout layers	4
2. Device Layout Format	5
3. Layout Rule Description	9
4. Device & Well Junction Breakdown Voltage	30

Modify History

Ver.	Eff_Date	Author	Change Description
1.0	2005/1/21	C.L Wu	New create
1.2	2006/1/23	C.L Wu	Add P+OD Device can't inside Psub
1.3	2008/1/20	C.L Wu	Change the front cover
2.0	2008/6/5	C.L Wu	Change rules base , new create design rules
3.0	2010/12/1	C.L Wu	Add DNW layer rules
3.1	2012/2/6	C.L Wu	Modify VIA2.E.1 & VIA2.E.2
4.0	2013/12/15	C.L Wu	1.Add Device & Well Junction Breakdown Voltage 2.Modify OD.S.2, PP.E.1, PP.C.5, NP.E.1, NP.C.5,OD.C.2,OD.C.4

INTRODUCTION

1.1 Reserved Layer Names

GDSII name	purpose	layer no.	Layer usage description
NWELL	drawing	3;0	Nwell
DNW	drawing	4;0	Define LV/MV Device tri-well
OD	drawing	6;0	Definition of diffusion areas such as source, drain and interconnect
PIMP	drawing	25;0	P+ implantation definition
NIMP	drawing	26;0	N+ implantation definition
POLY1	drawing	17;0	Definition of MOS poly gate
POLY2	drawing	14;0	POLY2, Capacitor top poly-Si
OD2	drawing	15;0	Thick oxide for a device
RPO	drawing	29;0	Silicide protection
CONT	drawing	30;0	Definition of contact window from M1 to OD or PO
MT1	drawing	31;0	Metal1
VIA1	drawing	51;0	Definition of VIA hole from M2 to M1
MT2	drawing	32;0	Metal2
VIA2	drawing	52;0	Definition of VIA hole from M3 to M2
MT3	drawing	33;0	Metal3
VIA3	drawing	53;0	Definition of VIA hole from M4 to M3
MT4	drawing	34;0	Metal4 (Top Metal)
CB	drawing	43;0	Passivation Window
BJTDMY	drawing	110;0	BJT dummy layer for LVS.
DIODMY	drawing	119;0	DIODE dummy layer for LVS.
RDMY	drawing	115;0	RES dummy layer for LVS.

MT1	drawing	31;0	For LVS Check text layer 31 attach MT1
MT2	drawing	32;0	For LVS Check text layer 32 attach MT2
MT3	drawing	33;0	For LVS Check text layer 33 attach MT3
MT3	drawing	34;0	For LVS Check text layer 34 attach MT4

1.2 Terminology Defintions


The following definitions are used in the physical design rules :

- N+ OD : OD covered with NIMP.
P+ OD : OD covered with PIMP.
Cold N-Well : N-Well connected to the most positive voltage (VDD).
Hot N-Well : N-Well not connected to the most positive voltage
Hot N+ diffusion : all N+ diffusion regions outside the N-Well which have a potential not equal to the substrate voltage.
Hot P+ diffusion : all P+ diffusion regions inside the N-Well which have a potential not equal to the N-Well potential.
Outside N-Well : a diffusion which has the potential the same as the substrate.
Inside N-Well : a diffusion which has the potential the same as the N-Well.


奇景盃 IC Layout 競賽使用

1.3 Definition of the layout layers


WIDTH :




SPACE :




CLEARANCE :



EXTENSION :




OVERLAP :







2. Device Layout Format

*P type Device(MOS/RES/DIO....) 請勿直接放於 P-sub/Pwell 上 (需放於 NWELL 內)

MOS:




Multi-P/G Layout sample

RESISTOR:

Type name	Layer	Ohms/sq
PPOR	Poly and RPO and Pimp	300
NPOR	Poly and RPO and Nimp	320
PODR	OD and RPO and Pimp	125
NODR	OD and RPO and Nimp	145

CAPACITOR:

POLY1/POLY2 CAP



$$Cap = Ca * Polycap_area + Cf * Polycap_peri$$



Polycap_area = Area of POLY1 Overlap POLY2

Polycap_peri = Periphery of POLY1 Overlap POLY2

$$Ca = 50E-5 \text{ pF/umsq}$$

$$Cf = 10E-5 \text{ pF/um}$$

Bipolar junction transistor





3. Layout Rule Description


NWELL Rule

Rule No.	Description Layout	Rule
Layer : NWELL	N-Well	
NW.W.1	Minimum dimension of a NW region	$A \geq 0.7\mu\text{m}$
NW.S.1	Minimum space between two NW regions	$B \geq 1.2\mu\text{m}$
NW.N.1	Minimum notch	$C \geq 0.8\mu\text{m}$

Recommend not using unintentional floating well.



PSUB




Note :

1. NWell with different potential must be separated by a different DNW
2. The potential of different NWells inside the same DNW are identical

Cross view


For example : Power => VDD1、VDD2 , Gnd → VSS1、VSS2、VSS3
VSS1 = Psub



Note : PW is operated by mask tooling , not drawing layer ,
as follows : PW= (size DNW by -1.5) not NW


DNW Rule

Rule No.	Description Layout	Rule
Layer : DNW	Deep NWELL	
DNW.W.1	Minimum width of DNW region	A $\geq 3\mu\text{m}$
DNW.E.1	Minimum extension from DNW to NWELL	B $\geq 2\mu\text{m}$
DNW.S.1	Minimum space between two DNW regions	C $\geq 4.5\mu\text{m}$
DNW.E.2	Minimum extension from DNW region to N+OD region which is outside NWELL region	D $\geq 3.5\mu\text{m}$
DNW.E.3	Minimum extension from DNW region to P+OD region which is outside NWELL region	E $\geq 3.2\mu\text{m}$
DNW.S.2	Minimum space of NWELL to DNW	F $\geq 4\mu\text{m}$



Thin Oxide Rule

Rule No.	Description Layout	Rule
Layer : OD	Thin Oxide Definition	
OD.W.1	Minimum width of an OD region to define the width of NMOS/PMOS	A $\geq$ 0.14 μ m
OD.W.2	Minimum width of an OD region for interconnect (N+/or P+)	B $\geq$ 0.14 μ m
OD.S.1	Minimum space between two OD regions	C $\geq$ 0.21 μ m
OD.C.1	Minimum clearance from NWELL edge to a N+ OD region which is inside the NWELL	D $\geq$ 0.25 μ m
OD.C.2	Minimum clearance from NWELL edge to a N+ OD region which is outside NWELL	E $\geq$ 0.5 μ m
OD.C.3	Minimum clearance from DNW edge to a N+ OD region which is outside DNW	E.2 $\geq$ 1.5 μ m
OD.C.4	Minimum clearance from NWELL edge to a P+ OD region which is inside a NWELL	F $\geq$ 0.5 μ m
OD.C.5	Minimum clearance from NWELL edge to a P+OD region (for PW pick up) which is outside a NWELL	G $\geq$ 0.3 μ m
OD.C.6	Minimum clearance from DNW edge to a P+OD region which is outside a DNW	G.2 $\geq$ 1 μ m
OD.S.2	Minimum space of LV MOS to Guard Ring Minimum space of MV MOS to Guard Ring	H $\geq$ 0.36 μ m H $\geq$ 0.46 μ m
OD.N.1	Minimum notch	I $\geq$ 0.16 μ m




Thick Oxide Rule

Definition 2.5V(MV) Device


Rule No.	Description Layout	Rule
Layer : OD2	Thick Oxide Definition	
OD2.W.1	Minimum width	$J \geq 0.65 \text{ um}$
OD2.S.1	Minimum space	$B \geq 0.9 \text{ um}$
OD2.S.2	Space to OD	$C \geq 0.3 \text{ um}$
OD2.S.3	Space to 1.0V device	$D \geq 0.3 \text{ um}$
OD2.S.4	Space to NW , Space=0 is allowed	$I \geq 0.6 \text{ um}$
OD2.EN.1	Enclosure of 2.5V Gate in S/D direction	$E \geq 0.3 \text{ um}$
OD2.EX.1	Extension on device	$A \geq 0.3 \text{ um}$
OD2.EX.2	NW extension on OD2 , extension=0 is allowed	$F \geq 0.6 \text{ um}$
OD2.EX.3	Extension on NW , extension=0 is allowed	$G \geq 0.6 \text{ um}$
OD2.O.1	Overlap of NW , Overlap = 0 is allowed	$H \geq 0.6 \text{ um}$
OD2.N.1	Minimum notch	$I \geq 0.6 \text{ um}$

OD2




Poly Rule

Rule No.	Description Layout	Rule
Layer : POLY1	Poly Si	
PO.W.1	Minimum Channel length of 1.0V PMOS Minimum Channel length of 2.5V PMOS	A. 0.13um B. 0.2um
PO.W.2	Minimum Channel length of 1.0V NMOS Minimum Channel length of 2.5V NMOS	A. 0.13um B. 0.2um
PO.W.3	Minimum width of a PO region for interconnect.	C. 0.13 um
PO.S.1	Minimum Gate space on 1.0V OD area. Minimum Gate space on 2.5V OD area.	D1. 0.16 um D2. 0.22 um
PO.S.2	Minimum space between two PO regions on field oxide area.	D3. 0.17 um
PO.C.1	Minimum clearance from an OD region to a PO on field oxide.	E. 0.08 um
PO.C.2	Minimum clearance from a PO gate to a related OD edge	F. 0.22 um
PO.O.1	Minimum overlap of a PO region extended into field oxide (endcap)	G. 0.18 um




Poly-2 Rule

Rule. No.	Description Layout	Rule
Layer : PO2	Poly-2 Si	
PO2.W.1	Minimum width of a PO2 region for the capacitor top plate	A. 0.8 um
PO2.S.1	Minimum space between two PO2 regions of capacitors	B. 0.6 um
PO2.C.1	Minimum clearance from a CO on PO region as a capacitor bottom plate to a PO2 region as a capacitor top plate	C. 0.5 um
PO2.E.1	Minimum extension of PO over PO2 as capacitor top plate	D. 1 um
PO2.E.2	Minimum extension of a PO2 region as a capacitor top plate beyond a CO region	E. 0.3um
PO2.R.1	PO2 on OD area is not allowed	




P+ S/D Rule

Rule No.	Description Layout	Rule
Layer : PIMP(PP)	P+ S/D Implantation	
PP.W.1	Minimum width of a PP region	$A \geq 0.32 \mu\text{m}$
PP.S.1	Minimum space between two PP regions Merge if the space is less than	$B \geq 0.32 \mu\text{m}$
PP.C.1	Minimum clearance from a PP region to an OD region	$C \geq 0.16 \mu\text{m}$
PP.C.3	Minimum clearance from a PP edge to a Pchannel PO gate	$E \geq 0.42 \mu\text{m}$
PP.O.1	Minimum overlap from a PP edge to an OD region	$F \geq 0.2 \mu\text{m}$
PP.E.1	Minimum extension of a PP region beyond a PP OD region.	$G \geq 0.13 \mu\text{m}$
PP.C.5	PP edge to NP edge space	$H \geq 0.1 \mu\text{m}$




N+ S/D Rule

Rule No.	Description Layout	Rule
Layer : NIMP(NP)	N+ S/D Implantation	
NP.W.1	Minimum width of a NP region	$A \geq 0.32 \mu\text{m}$
NP.S.1	Minimum space between two NP regions Merge if the space is less than $0.6 \mu\text{m}$	$B \geq 0.32 \mu\text{m}$
NP.C.1	Minimum clearance from a NP region to an OD region	$C \geq 0.16 \mu\text{m}$
NP.C.2	Minimum clearance from a NP edge to a Nchannel PO gate	$E \geq 0.42 \mu\text{m}$
NP.O.1	Minimum overlap from a NP edge to an OD region	$F \geq 0.2 \mu\text{m}$
NP.E.1	Minimum extension of a NP region beyond a NP OD region.	$G \geq 0.13 \mu\text{m}$
NP.C.5	NP edge to PP edge space	$H \geq 0.1 \mu\text{m}$




RPO Rule

Rule No.	Description Layout	Rule
Layer : RPO	Resist Protection Oxide	
RPO.W.1	RPO width	$A \geq 0.45 \mu\text{m}$
RPO.S.1	Space	$B \geq 0.45 \mu\text{m}$
RPO.S.2	RPO to OD space	$C \geq 0.25 \mu\text{m}$
RPO.S.3	RPO to CONT space	$D \geq 0.25 \mu\text{m}$
RPO.S.4	RPO to Gate space	$E \geq 0.35 \mu\text{m}$
RPO.S.5	Extension on unsilicided OD	$F \geq 0.25 \mu\text{m}$
RPO.EX.1	OD extension on RPO	$G \geq 0.25 \mu\text{m}$
RPO.EX.2	Poly extension on RPO	$H \geq 0.25 \mu\text{m}$
RPO.EX.3	RPO to Poly space	$I \geq 0.3 \mu\text{m}$




Contact Rule

Rule No.	Description Layout	Rule
Layer : CO	Contact Window	
CO.W.1	Minimum and maximum width of a CO region	$A = 0.15 \text{ um}$
CO.S.1	Minimum space between two CO regions	$B \geq 0.15 \text{ um}$
CO.C.1	Space to 1.0V Gate Space to 2.5V Gate	$C \geq 0.1 \text{ um}$ $C \geq 0.12 \text{ um}$
CO.C.2	Minimum clearance from a CO on PO region to an OD region	$D \geq 0.14 \text{ um}$
CO.E.1	Minimum extension of an OD region beyond a OD CO region.	$E \geq 0.08 \text{ um}$
CO.E.2	Minimum extension of a PO region beyond a Poly CO region.	$F \geq 0.08 \text{ um}$
CO.R.1	CO on gate region is forbidden	
CO.R.2	Butted Contact is not allowed.	




Metal-1 Rule

Rule No.	Description Layout	Rule
Layer : Metal 1	Metal 1	
M1.W.1	Minimum width of a M1 region	$A \geq 0.15 \mu\text{m}$
M1.W.2	Width of 45-degree bent M1 (length $\geq 0.6 \mu\text{m}$)	$A1 \geq 0.18 \mu\text{m}$
M1.S.1	Space	$B \geq 0.16 \mu\text{m}$
M1.S.2	Space to wide M1 (both metal line width and length $> 10 \mu\text{m}$)	$D \geq 0.8 \mu\text{m}$
M1.EN.1	Enclosure CO	$C \geq 0.01 \mu\text{m}$
M1.EN.2	Enclosure of CO (at least two opposite sides) For CO located at the 90-degree corner, at least one side of the metal enclosure must be treated as the end-of-line and another side can follow the M1.EN.1 rules	$C1 \geq 0.06 \mu\text{m}$
M1.A.1	Metal 1 area	$E \geq 0.124 \mu\text{m}^2$




Vial Rule

Rule No.	Description Layout	Rule
Layer : VIA1	Via1 Hole	
VIA1.W.1	Minimum and maximum width of a VIA1 region	A = 0.2 um
VIA1.S.1	Minimum space between two VIA1 regions	B $\geq$ 0.2 um
VIA1.S.2	Space in VIA1 array (VIA1 number $\geq$ 3X3(row and column) $\geq$ 3) with space $\leq$ 0.3um	B1 $\geq$ 0.3 um
VIA1.E.1	Enclosure by M1	C 0.01 um
VIA1.E.2	Enclosure by M1(at least two opposite sides)	C1 0.04 um




Metal-2~3 Rule

Rule No.	Description Layout	Rule
Layer : Metal 2/3	Metal 2/3	
Mx.W.1	Minimum width of a Mx region	$A \geq 0.22 \text{ } \mu\text{m}$
Mx.W.2	Width of 45-degree bent Mx (length $\geq 0.6 \text{ } \mu\text{m}$)	$A1 \geq 0.26 \text{ } \mu\text{m}$
Mx.S.1	Space	$B \geq 0.2 \text{ } \mu\text{m}$
Mx.S.2	Space to wide Mx(both metal line width and length $> 10 \mu\text{m}$)	$D \geq 0.8 \text{ } \mu\text{m}$
Mx.EN.1	Enclosure VIA	$C \geq 0.01 \text{ } \mu\text{m}$
Mx.EN.2	Enclosure of VIA (at least two opposite sides) For VIA located at the 90-degree corner, at least one side of the metal enclosure must be treated as the end-of-line and another side can follow the Mx.EN.1 rules	$C1 \geq 0.06 \text{ } \mu\text{m}$
Mx.A.1	Metal 2/3 area	$E \geq 0.146 \text{ } \mu\text{m}^2$




Via2 Rule

Rule No.	Description Layout	Rule
Layer : VIA2	Via2 Hole	
VIA2.W.1	Minimum and maximum width of a VIA2 region	A = 0.2 um
VIA2.S.1	Minimum space between two VIA2 regions	B $\geq$ 0.2 um
VIA2.S.2	Space in VIA2 array (VIA2 number $\geq$ 3X3(row and column) $\geq$ 3) with space $\leq$ 0.3um	B1 $\geq$ 0.3 um
VIA2.E.1	Enclosure by M2	C 0.01 um
VIA2.E.2	Enclosure by M2 (at least two opposite sides)	C1 0.04 um




Via3 Rule

Rule No.	Description Layout	Rule
Layer : VIA3	VIA3 Hole	
VIA3.W.1	Minimum and maximum width of a VIA3 region	A = 0.3 um
VIA3.S.1	Minimum space between two VIA3 regions	B $\geq$ 0.3 um
VIA3.S.2	Space in VIA3 array (VIA3 number $\geq$ 3X3(row and column) $\geq$ 3) with space $\leq$ 0.3um	B1 $\geq$ 0.4 um
VIA3.E.1	Enclosure by M3	C 0.01 um
VIA3.E.2	Enclosure by M3(at least two opposite sides)	C1 0.04 um




Metal-4 Rule

Rule No.	Description Layout	Rule
Layer : Metal 4	Metal 4	
M4.W.1	Minimum width of a M4 region	$A \geq 0.45 \mu\text{m}$
M4.W.2	Width of 45-degree bent M4 (length $\geq 0.6 \mu\text{m}$)	$A1 \geq 0.45 \mu\text{m}$
M4.S.1	Space	$B \geq 0.45 \mu\text{m}$
M4.S.2	Space to wide M4(both metal line width and length $> 10\mu\text{m}$)	$D \geq 0.8 \mu\text{m}$
M4.EN.1	Enclosure VIA3	$C \geq 0.02 \mu\text{m}$
M4.EN.2	Enclosure of VIA3 (at least two opposite sides) For VIA3 located at the 90-degree corner, at least one side of the metal enclosure must be treated as the end-of-line and another side can follow the Mx.EN.1 rules	$C1 \geq 0.1 \mu\text{m}$
M4.A.1	Metal 4 area	$E \geq 0.55 \mu\text{m}^2$



Passivation Rule

Rule No.	Description Layout	Rule
Layer : CB	Passivation Window	
CB.W.1	Minimum dimension of a CB region for bonding pad	A 80.0 um
CB.S.1	Minimum space between two CB regions for bonding pad.	B 12.0 um
CB.E.1	Minimum and maximum extension of a M1 region over a CB region.	C 6.0 um
CB.E.2	Minimum and maximum extension of a M2 region over a CB region	D 6.0 um
CB.E.3	Minimum and maximum extension of a M3 region over a CB region	E 6.0 um



4. Device & Well Junction Breakdown Voltage

Description	Breakdown (v)
P-WELL <->DNW (LV/MV device)	12
N+OD<->P-WELL (LV)	4.5
N+OD<->P-WELL (MV)	6.5
P+OD<->N-WELL (LV)	4.5
P+OD<->N-WELL (MV)	6.5
N-WELL<->P-WELL (LV)	7.5
N-WELL<->P-WELL (MV)	8.5